Synopsys has launched Custom Compiler, a design solution intended to close what the company calls a FinFET productivity gap. Dave Reed, director of marketing for Synopsys’ mixed signal and analogue ...
SAN JOSE, Calif. -- 26 Sep 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that its digital and custom/analog tools have achieved ...
FinFETs are not simple to work with. They’re difficult to manufacture, tricky to design, and they run the risk of greatly increased dynamic power density—particularly at 14/16nm, where extra margin is ...
The industry is gradually migrating toward chips based on finFET transistors at 16nm/14nm and beyond, but manufacturing those finFETs is proving to be a daunting challenge in the fab. Patterning is ...
The Cadence custom/analog and digital implementation and signoff tools have been validated by TSMC on high-performance reference designs in order to provide customers with the fastest path to design ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback